

- 1 -

LIQUID CRYSTAL DRIVER CIRCUIT AND LCD HAVING FAST DATA  
WRITE CAPABILITY

BACKGROUND OF THE INVENTION

The present invention relates to a liquid crystal driver circuit which displays data on a liquid crystal display, and more particularly to a liquid crystal driver circuit which applies a drive voltage to a liquid crystal panel at a high speed.

As described in "An 8-bit Digital Data Driver for Color TFT-LCDs", pp. 247-250, in SID DIGEST, 1996, the data driver circuit (liquid crystal driver) of a conventional liquid crystal display (LCD) buffers a liquid crystal application voltage corresponding to display data generated by a digital-to-analog converter (DAC) circuit with the use of an output amplifier circuit before output. The output amplifier circuit, composed of a voltage follower circuit, applies a gray-scale voltage of the DAC circuit directly to the liquid crystal panel pixels to display data.

SUMMARY OF THE INVENTION

In response to an increase in the resolution and size of a liquid crystal panel, the conventional driving method is designed for reducing the charge time (horizontal period) and the liquid crystal panel load but not for quickly writing data on the liquid crystal

panel. That is, the conventional method is not compatible with a high-resolution, large-sized liquid crystal panel. Today, the mainstream standard for a liquid crystal panel is XGA (1024 × 768 dots) and SXGA (1280 × 1024 dots). In future, the standard for higher-resolution liquid crystal panels, such as UXGA (1600 × 1200 dots) or QXGA (2048 × 1536 dots), and QSXGA (2560 × 2048 dots), will be introduced. Also, the panel size will become larger, from 13-inch or 15-inch panels, which are popular today, to 18-inch or 20-inch panels.

The horizontal period, which is the liquid crystal panel write time, is about  $14\mu\text{s}$  for the resolution of XGA and about  $11\mu\text{s}$  for SXGA. The horizontal period is reduced as the resolution increases, that is, about  $9\mu\text{s}$  for UXGA, about  $7\mu\text{s}$  for QXGA, and about  $5\mu\text{s}$  for QSXGA. The liquid crystal panel load also increases as the panel size increases; that is, the load of a 18-inch panel is about 1.2 times higher, and the load of a 20-inch panel is about 1.33 times higher, than that of a 15-inch panel.

Therefore, it is difficult for the conventional driver circuit to write data into a high-load liquid crystal panel in such a short charge time. The picture quality is degraded because of an insufficient write voltage.

It is an object of the present invention to provide a liquid crystal driver circuit and an LCD

which quickly write data into a liquid crystal panel with a large load capacity and load resistance to display high quality pictures on a high-resolution, large-sized liquid crystal display.

5           To solve the above problems, there is provided in the output amplifier circuit of a liquid crystal driver circuit, means for switching between an amplifier circuit that amplifies a predetermined gray-scale voltage for output and an amplifier circuit that  
10           amplifies a predetermined gray-scale voltage by a factor of 1 for buffering and outputs it with no amplification. For a predetermined part of the horizontal period, the liquid crystal panel is driven by the amplified output and, for the rest of the  
15           period, by the buffered output.

          In addition, a pre-charge control circuit is provided to check whether the gray-scale voltage is to be amplified depending upon the display data.

          Other objects, features and advantages of the  
20           present invention will become apparent from the description of the following embodiments of the invention taken in conjunction with the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

25           Fig. 1 is a block diagram showing an output amplifier circuit to which the present invention is applied.

Fig. 2 is a block diagram showing an embodiment of an LCD.

Fig. 3 is a block diagram showing an output amplifier circuit to which the present invention is applied.

Fig. 4 is a block diagram showing an embodiment of an LCD.

Fig. 5 is a block diagram showing an output amplifier circuit to which the present invention is applied.

Fig. 6 is a block diagram showing an output amplifier circuit to which the present invention is applied.

Fig. 7 is a block diagram showing an embodiment of an LCD.

Fig. 8 is a block diagram showing an output amplifier circuit to which the present invention is applied.

Fig. 9 is a diagram showing a driving waveform.

Fig. 10 is a diagram showing a driving waveform.

Fig. 11 is a diagram showing pre-charge conditions.

## 25 DETAILED DESCRIPTION OF THE EMBODIMENTS

An embodiment of a dot inversion drive method of a liquid crystal display will be described with

reference to FIGS. 1, 2, 9, and 10.

FIG. 1 shows a configuration of an output circuit within a liquid crystal driver circuit, and FIG. 2 shows a configuration of the liquid crystal driver circuit. In the Figures, numeral 201 indicates a display signal set transferred from a system unit, numeral 202 indicates a liquid crystal controller which converts the display signal set 201 to the synchronizing signal and display data of a liquid crystal driver circuit, numeral 203 indicates a liquid crystal driver circuit which applies a driving voltage corresponding to the display data to the liquid crystal panel, numeral 204 indicates a power supply circuit which generates a gray-scale voltage and reference voltage of the liquid crystal panel, numeral 205 indicates a scanning circuit which performs line-sequential selection for the liquid crystal panel, and numeral 206 indicates an active matrix liquid crystal panel. Numeral 207 indicates display data converted for use by the liquid crystal driver circuit, numeral 208 indicates a data transmission clock synchronizing with the display data 207, numeral 209 indicates a horizontal synchronizing signal which indicates the horizontal period, numeral 210 indicates an alternately switching signal which indicates the alternately switching timing of liquid crystal driving, numeral 211 indicates a positive-polarity gradation reference voltage whose alternately switching polarity of the

liquid crystal driving voltage is positive, numeral 212 indicates a negative-polarity gradation reference voltage whose alternately switching polarity of the liquid crystal driving voltage is negative, numeral 213 indicates a common polarity voltage Vcom which is the reference voltage of the common polarity of the liquid crystal panel, numeral 214 indicates the scan reference voltage of the scan driving voltage output by the scanning circuit, numeral 215 indicates a frame synchronizing signal which indicates a frame period, and numeral 216 indicates a scan horizontal synchronizing signal which indicates the scan horizontal period timing. Here, the alternately switching polarity is defined as a voltage polarity that exhibits a positive-polarity voltage or a negative-polarity voltage applied to an LC pixel or LC pixels. Numeral 217 indicates a shift register circuit which sequentially acquires display data within the liquid crystal driver circuit 203, numeral 218 indicates a display data bus to which data is output from the shift register, numeral 219 indicates a control circuit which generates a timing signal for use in the liquid crystal driver circuit from the horizontal synchronizing signal 209, numeral 220 indicates a horizontal latch signal which latches the display data of the display data bus 218 to a latch circuit 222 at the same time, numeral 221 indicates a pre-charge timing signal which indicates the pre-charge period of an output amplifier circuit 231, numeral 223

indicates the output data from the latch circuit 222, numeral 224 indicates a control circuit which generates a selection signal 225 from the alternately switching signal 210, numeral 226 indicates a selection circuit  
5 which selects the display data of an output terminal corresponding to a neighboring pixel, numeral 227 indicates selection data, numeral 228 indicates a DAC circuit which generates a positive-polarity gray-scale voltage corresponding to the selection data 227,  
10 numeral 229 indicates a DAC circuit which generates a negative-polarity gray-scale voltage corresponding to the selection data 227, numeral 230 indicates a gray-scale voltage generated by the DAC circuits 228 and 229, numeral 231 indicates the output amplifier  
15 circuit, numeral 232 indicates a gray-scale voltage, numeral 233 indicates a selection circuit which selects a gray-scale voltage corresponding to the neighboring output terminal, and numeral 234 indicates a liquid crystal application voltage.

20           FIG. 1 shows the detailed circuit configuration of the output amplifier circuit 231 in which the selection circuit 233 selects one of paired amplifier circuits, AMP1 and AMP2. As shown in the figure, three switches, SW1, SW2, and SW3 are switched in each  
25 amplifier to perform the amplification function and the voltage follower function.

FIG. 9 shows one horizontal period of the driving waveform when the positive polarity gray-scale

voltage is written, while FIG. 10 shows one horizontal period of the driving waveform when the negative polarity gray-scale voltage is written. As shown in FIG. 9, the pre-charge period  $T_p$  and the gray-scale voltage write period  $T_g$  are switched according to the pre-charge timing signal 221. During the pre-charge period  $T_p$ , write operation is performed along a characteristic curve of a voltage ( $V_{out}$ ) higher than the gray-scale voltage, which characteristic is determined by the resistors  $RL1$  and  $RG1$  to allow high-speed write operation for the gray-scale voltage ( $V_{in}$ ). During the gray-scale voltage write period  $T_g$ , a predetermined gray-scale voltage ( $V_{in}$ ) is written to thereby write a liquid crystal application voltage corresponding to the display data at a high speed. The optimum value of the pre-charge period  $T_p$  is determined depending on the load of the liquid crystal. Also, as shown in FIG. 10, the pre-charge period and the gray-scale voltage write period are switched according to the pre-charge timing signal 221. During the pre-charge period, data write operation is performed along a characteristic curve of a voltage ( $V_{out}$ ) lower than the gray-scale voltage, which characteristic is determined by the resistors  $RL2$  and  $RV2$  and so the high-speed write operation is performed for the gray-scale voltage ( $V_{in}$ ). During the gray-scale voltage write period, a predetermined gray-scale voltage ( $V_{in}$ ) is written and so, the liquid crystal application



voltage corresponding to the display data may be written at a high speed. In the description below, the driving waveforms shown FIGS. 9 and 10 are used to describe the above operation. Therefore, when FIGS. 9 and 10 are referenced later, the detailed description given above is omitted to avoid duplication.

Next, the liquid crystal panel driving operation will be described. In FIG. 2, in response to the display signal set 201 sent from a system unit (not shown) such as a personal computer, the liquid crystal controller 202 generates the timing signal and the control signal for the liquid crystal driver circuit. The display data 207 is serially sent to the liquid crystal driver circuit 203, two RGB pixels at a time, in synchronization with the data transmission clock 208. When the number of output gradations of the liquid crystal driver circuit 203 is 256, a total of 48 bits (8-bit RGB  $\times$  2 pixels) of display data are sequentially sent. The liquid crystal driver circuit 203 sequentially acquires the display data 207 on the data transmission clock 208 to form one line of display data. One line of data, once acquired, is latched by the horizontal latch signal 220 to the latch circuit 222, one line at a time, during the horizontal period. The selection circuit 226 selects the display data of two pixels corresponding to the neighboring output in accordance with the alternately switching timing. The DAC circuit 228 generates the positive-polarity gray-

scale voltage, while the DAC circuit 229 generates the negative-polarity gray-scale voltage. Therefore, the selection circuit 226 selects display data depending upon whether the neighboring output is in the positive polarity or negative polarity. Because the output amplifier circuit 231 outputs one of the positive-polarity voltage and the negative-polarity voltage, the selection circuit 233 selects the gray-scale voltage 232 that corresponds to the output terminal. For example, when the positive-polarity gray-scale voltage is output to the X1 terminal and the negative-polarity gray-scale voltage to the X2 terminal, the selection circuit 226 selects display data corresponding to the X1 terminal for the DAC circuit 228 and display data corresponding to the X2 terminal for the DAC circuit 229. And, the DAC circuits 228 and 229 generate the gray-scale voltage corresponding to the display data, the output amplifier circuit 231 amplifies the gray-scale voltage, and the selection circuit 233 selects the positive-polarity gray-scale voltage for the X1 terminal and the negative-polarity gray-scale voltage for the X2 terminal to drive the data lines of the liquid crystal panel 206. Conversely, when the negative-polarity gray-scale voltage is output to the X1 terminal and the positive-polarity gray-scale voltage to the X2 terminal, the selection circuit 226 selects display data corresponding to the X1 terminal for the DAC circuit 229 and display data corresponding

to the X2 terminal for the DAC circuit 228. And, the DAC circuits 228 and 229 generate the gray-scale voltage corresponding to the display data, the output amplifier circuit 231 amplifies the gray-scale voltage, and the selection circuit 233 selects the negative-polarity gray-scale voltage for the X1 terminal and the positive-polarity gray-scale voltage for the X2 terminal to drive the data lines of the liquid crystal panel 206. Performing the same operation for the X3 and the following terminals executes the dot inversion driving operation in which the polarities of the neighboring or adjacent terminals are inverted each other.

In addition, as shown in FIG. 1, switching SW1 - SW6 via the pre-charge timing signal 221 switches between the amplifier circuit and the voltage follower circuit, for output. In FIG. 1, AMP1 is an amplifier circuit which outputs the positive-polarity gray-scale voltage (charge current). Turning SW1 off, SW2 on, and SW3 on causes AMP1 to output the pre-charge voltage generated by amplifying the gray-scale voltage 230 by a factor of  $(1+RL1/RG1)$ . Conversely, turning SW1 on, SW2 off, and SW3 off causes AMP1 to serve as a voltage follower circuit which amplifies the gray-scale voltage 230 by a factor of 1 and to output the gray-scale voltage with no amplification. FIG. 9 shows the driving voltage waveform generated at this time. Similarly, AMP2 is an amplifier circuit which outputs

the negative-polarity gray-scale voltage (discharge current). Turning SW4 off, SW5 on, and SW6 on causes AMP2 to output the pre-charge voltage generated by amplifying the gray-scale voltage 230 by a factor of  $(1+RL2/RV2)V_{in}-(RL2/RV2)V_{CC}$ . Conversely, turning SW4 on, SW5 off, and SW6 off causes AMP2 to act as a voltage follower circuit which amplifies the gray-scale voltage 230 by a factor of 1 and to output the gray-scale voltage with no amplification. FIG. 10 shows the driving voltage waveform generated at this time.

In this way, applying a high voltage at a positive-polarity write time, and a low voltage at a negative-polarity write time, with respect to the predetermined gray-scale voltage during the pre-charge period allows data to be written into the liquid crystal panel at a high speed. In addition, because the pre-charge voltage is applied through the amplifier circuit, data may be written at a high speed even at a gray-scale voltage near the power supply voltage.

Next, another embodiment will be described with reference to FIGS. 2, 3, 9, and 10. The configuration of the output amplifier shown in FIG. 3 differs from that of the output amplifier shown in FIG. 1.

The operation that is performed before the signal reaches the positive-polarity DAC circuit 228 and the negative-polarity DAC circuit 229 shown in FIG. 2 is the same as described above. The output amplifier circuit 231 shown in FIG. 3 switches SW1 - SW6 via the

pre-charge timing signal 221 to switch between the amplifier circuit and the voltage follower circuit for output. In FIG. 3, AMP1 is an amplifier circuit which outputs the positive-polarity gray-scale voltage (charge current). When the on-resistance of SW2 is  $R_{ONL1}$  and the on-resistance of SW3 is  $R_{ONG1}$ , turning SW1 off, SW2 on, and SW3 on causes AMP1 to output the pre-charge voltage generated by amplifying the gray-scale voltage 230 by a factor of  $(1+R_{ONL1}/R_{ONG1})$ .

Conversely, turning SW1 on, SW2 off, and SW3 off causes AMP1 to serve as a voltage follower circuit which amplifies the gray-scale voltage 230 by a factor of 1 and to output the gray-scale voltage with no amplification. FIG. 9 shows the driving voltage waveform generated at this time. Similarly, AMP2 is an amplifier circuit which outputs the negative-polarity gray-scale voltage (discharge current). When the on-resistance of SW5 is  $R_{ONL2}$  and the on-resistance of SW6 is  $R_{ONV2}$ , turning SW4 off, SW5 on, and SW6 on causes AMP2 to output the pre-charge voltage generated by amplifying the gray-scale voltage 230 by a factor of  $(1+R_{ONL2}/R_{ONV2})V_{in}-(R_{ONL2}/R_{ONV2})V_{CC}$ . Conversely, turning SW4 on, SW5 off, and SW6 off causes AMP2 to act as a voltage follower circuit which amplifies the gray-scale voltage 230 by a factor of 1 and to output the gray-scale voltage with no amplification. FIG. 10 shows the driving voltage waveform generated at this time.

In this way, with the use of a MOS transistor circuit providing both the selection switch function and the resistor element function, applying a high voltage at a positive-polarity write time, and a low  
5 voltage at a negative-polarity write time, with respect to the predetermined gray-scale voltage during the pre-charge period allows data to be written into the liquid crystal panel at a high speed. In addition, because the pre-charge voltage is applied through the amplifier  
10 circuit, data may be written at a high speed even at a gray-scale voltage near the power supply voltage.

Next, an embodiment of the dot inversion drive method of a liquid crystal display will be described with reference to FIGS. 4, 5, 9, and 10.

15 FIG. 5 shows a configuration of an output circuit within a liquid crystal driver circuit, and FIG. 4 shows a configuration of the liquid crystal driver circuit. Numeral 401 indicates a display signal set transferred from a system unit, numeral 402  
20 indicates a liquid crystal controller which converts the display signal set 401 to the synchronizing signal and display data of a liquid crystal driver circuit, numeral 403 indicates a liquid crystal driver circuit which applies a driving voltage corresponding to the  
25 display data to the liquid crystal panel, numeral 404 indicates a power supply circuit which generates the gray-scale voltage and reference voltage of the liquid crystal panel, numeral 405 indicates a scanning circuit

which performs line-sequential selection for the liquid crystal panel, and numeral 406 indicates an active matrix liquid crystal panel. Numeral 407 indicates display data converted for use by the liquid crystal driver circuit, numeral 408 indicates a data transmission clock synchronizing with the display data 407, numeral 409 indicates a horizontal synchronizing signal which indicates the horizontal period, numeral 410 indicates an alternately switching signal which indicates the alternately switching timing of liquid crystal driving, numeral 411 indicates a positive-polarity gradation reference voltage whose alternately switching polarity of the liquid crystal driving voltage is positive, numeral 412 indicates a negative-polarity gradation reference voltage whose alternately switching polarity of the liquid crystal driving voltage is negative, numeral 413 indicates a common polarity voltage  $V_{com}$  which is the reference voltage of the common polarity of the liquid crystal panel, numeral 414 indicates the scan reference voltage of the scan driving voltage output by the scanning circuit, numeral 415 indicates a frame synchronizing signal which indicates a frame period, and numeral 416 indicates a scan horizontal synchronizing signal which indicates the scan horizontal period timing.

Numeral 417 indicates a shift register circuit which sequentially acquires display data within the liquid crystal driver circuit 403, numeral 418

indicates a display data bus to which data is output from the shift register, numeral 419 indicates a control circuit which generates a timing signal for use in the liquid crystal driver circuit from the

5 horizontal synchronizing signal 409, numeral 420 indicates a horizontal latch signal which latches the display data of the display data bus 418 to a latch circuit 422 at the same time, numeral 421 indicates a pre-charge timing signal which indicates the pre-charge

10 period of an output amplifier circuit 433, numeral 423 indicates the output data from the latch circuit 422, numeral 424 indicates a control circuit which generates a selection signal 425 from the alternately switching signal 410, numeral 426 indicates a selection circuit

15 which selects the display data of an output terminal corresponding to a neighboring pixel, numeral 427 indicates selection data, numeral 428 indicates a DAC circuit which generates a positive-polarity gray-scale voltage corresponding to the selection data 427,

20 numeral 429 indicates a DAC circuit which generates a negative-polarity gray-scale voltage corresponding to the selection data 427, numeral 430 indicates a gray-scale voltage generated by the DAC circuits 428 and 429, numeral 431 indicates a selection circuit which

25 selects the gray-scale voltage corresponding to the neighboring output terminal, numeral 432 indicates the gray-scale voltage selected by a selection circuit 433, numeral 433 indicates an output amplifier circuit, and



numeral 434 indicates a liquid crystal application voltage.

FIG. 5 shows the detailed circuit configuration of the output amplifier circuit 431. Unlike the  
5 paired amplifier configuration of the first embodiment in FIG. 1, one amplifier circuit outputs one output. For example, in AMP1, three switches, SW1, SW2, and SW3, are switched to perform the amplification function and the voltage follower function.

10           Next, the liquid crystal panel driving operation will be described. In FIG. 4, in response to the display signal set 401 sent from a system unit (not shown) such as a personal computer, the liquid crystal controller 402 generates the timing signal and the  
15 control signal for the liquid crystal driver circuit. The display data 407 is serially sent to the liquid crystal driver circuit 403, two RGB pixels at a time, in synchronization with the data transmission clock 408. When the number of output gradations of the  
20 liquid crystal driver circuit 403 is 256, a total of 48 bits (8-bit RGB  $\times$  2 pixels) of display data are sequentially sent. The liquid crystal driver circuit 403 sequentially acquires the display data 407 on the data transmission clock 408 to form one line of display  
25 data. One line of data, once acquired, is latched by the horizontal latch signal 420 to the latch circuit 422, one line at a time, during the horizontal period. The selection circuit 426 selects the display data of

two pixels corresponding to the neighboring output in accordance with the alternately switching timing. The DAC circuit 428 generates the positive-polarity gray-scale voltage, while the DAC circuit 429 generates the negative-polarity gray-scale voltage. Therefore, the selection circuit 426 selects display data depending upon whether the neighboring output is in the positive polarity or negative polarity. Because the output amplifier circuit 433 outputs any of the positive-polarity voltage and the negative-polarity voltage, the selection circuit 431 selects the gray-scale voltage 430 that corresponds to the output terminal. For example, when the positive-polarity gray-scale voltage is output to the X1 terminal and the negative-polarity gray-scale voltage to the X2 terminal, the selection circuit 426 selects display data corresponding to the X1 terminal for the DAC circuit 428 and display data corresponding to the X2 terminal for the DAC circuit 429. And, the DAC circuits 428 and 429 generate the gray-scale voltage corresponding to the display data, the selection circuit 431 selects the positive-polarity gray-scale voltage for the X1 terminal and the negative-polarity gray-scale voltage for the X2 terminal, and the output amplifier circuit 431 amplifies the gray-scale voltage to drive the data lines of the liquid crystal panel 406. Conversely, when the negative-polarity gray-scale voltage is output to the X1 terminal and the positive-polarity gray-scale

voltage to the X2 terminal, the selection circuit 426 selects display data corresponding to the X1 terminal for the DAC circuit 429 and display data corresponding to the X2 terminal for the DAC circuit 428. And, the  
5 DAC circuits 428 and 429 generate the gray-scale voltage corresponding to the display data, the selection circuit 431 selects the negative-polarity gray-scale voltage for the X1 terminal and the positive-polarity gray-scale voltage for the X2 terminal, and  
10 the output amplifier circuit 433 amplifies the gray-scale voltage to drive the data lines of the liquid crystal panel 406. Performing the same operation for the X3 and the following terminals executes the dot inversion driving operation in which the polarities of  
15 the neighboring or adjacent terminals are inverted each other. In addition, as shown in FIG. 5, switching SW1 - SW8 via the pre-charge timing signal 421 switches the circuit between the amplifier circuit and the voltage follower circuit for output. In FIG. 5, AMP1 is an  
20 amplifier circuit which outputs both the positive-polarity and the negative-polarity gray-scale voltages (charge and discharge current). Turning SW1 off, SW2 on, SW3 on, and SW4 off causes AMP1 to output the pre-charge voltage generated by amplifying the gray-scale  
25 voltage 432 by a factor of  $(1+RL1/RV1)V_{in}-(RL2/RV2)V_{CC}$ . Conversely, turning SW1 on, SW2 off, SW3 off, and SW4 off causes AMP1 to serve as a voltage follower circuit which amplifies the gray-scale voltage 432 by a factor

of 1 and to output the gray-scale voltage with no amplification. FIG. 10 shows the driving voltage waveform generated at this time. Similarly, AMP2, with the configuration similar to that of AMP1, is an amplifier circuit which outputs both the positive-polarity and negative-polarity gray-scale voltages (charge and discharge current). When AMP1 outputs the negative-polarity gray-scale voltage, turning SW5 off, SW6 on, SW7 off, and SW8 on causes AMP2 to output the positive-polarity gray-scale voltage. At this time, AMP2 outputs the pre-charge voltage generated by amplifying the gray-scale voltage 432 by a factor of  $(1+RL2/RG2)V_{in}$ . Conversely, turning SW5 on, SW6 off, SW7 off, and SW8 off causes AMP2 to serve as a voltage follower circuit which amplifies the gray-scale voltage 432 by a factor of 1 and to output the gray-scale voltage with no amplification. FIG. 9 shows the driving voltage waveform generated at this time.

In this way, applying a high voltage at a positive-polarity write time, and a low voltage at a negative-polarity write time, with respect to the predetermined gray-scale voltage during the pre-charge period allows data to be written into the liquid crystal panel at a high speed. In addition, because the pre-charge voltage is applied through the amplifier circuit, data may be written at a high speed even at a gray-scale voltage near the power supply voltage.

Next, the LCD will be described with refer-

ence to FIGS. 4, 6, 9, and 10.

FIG. 6 shows another embodiment of the output amplifier circuit shown in FIG. 5. The operation that is performed before the signal reaches the positive-polarity DAC circuit 428 and the negative-polarity DAC circuit 429 shown in FIG. 4 is the same as described above. As shown in FIG. 6, the pre-charge timing signal 421 switches SW1-SW8 to switch the amplifier circuit for amplification and the voltage follower circuit for output. FIG. 6 shows the detailed configuration of the output amplifier circuit. In FIG. 6, AMP1 is an amplifier circuit which outputs both the positive-polarity and negative-polarity gray-scale voltages (charge and discharge current). When the on-resistance of SW2 is  $R_{ONL1}$  and the on-resistance of SW3 is  $R_{ONV1}$ , turning SW1 off, SW2 on, SW3 on, and SW4 off causes AMP1 to output the pre-charge voltage generated by amplifying the gray-scale voltage 432 by a factor of  $(1+R_{ONL2}/R_{ONV2})V_{in}-(R_{ONL2}/R_{ONV2})V_{CC}$ . Conversely, turning SW1 on, SW2 off, SW3 off, and SW4 off causes AMP1 to serve as a voltage follower circuit which amplifies the gray-scale voltage 432 by a factor of 1 and to output the gray-scale voltage with no amplification. FIG. 10 shows the driving voltage waveform generated at this time. Similarly, AMP2, with the configuration identical to that of AMP1, is an amplifier circuit which outputs both the positive-polarity and negative-polarity gray-scale voltages

(charge and discharge current). When AMP1 outputs the negative-polarity gray-scale voltage, turning SW5 off, SW6 on, SW7 off, and SW8 on outputs the positive-polarity gray-scale voltage. At this time, when the  
5 on-resistance of SW5 is RONL2 and the on-resistance of SW8 is RONG2, AMP2 outputs the pre-charge voltage generated by amplifying the gray-scale voltage 432 by a factor of  $(1 + \text{RONL1} / \text{RONG1})V_{in}$ . Conversely, turning SW5 on, SW6 off, SW7 off, and SW8 off causes AMP2 to serve  
10 as a voltage follower circuit which amplifies the gray-scale voltage 432 by a factor of 1 and to output the gray-scale voltage with no amplification. FIG. 9 shows the driving voltage waveform generated at this time.

In this way, with the use of a MOS transistor  
15 circuit providing both the selection switch function and the resistor element function, applying a high voltage at a positive-polarity write time, and a low voltage at a negative-polarity write time, with respect to the predetermined gray-scale voltage during the pre-charge period allows data to be written into the liquid  
20 crystal panel at a high speed. In addition, because the pre-charge voltage is applied through the amplifier circuit, data may be written at a high speed even at a gray-scale voltage near the power supply voltage.

25 Next, an embodiment in which the dot inversion drive of a liquid crystal display is implemented will be described with reference to FIGS. 7, 8, 9, 10, and 11. This embodiment differs from the above

embodiments in that whether or not pre-charge control is performed is determined by the gray-scale voltage. FIG. 8 shows a configuration of an output circuit within a liquid crystal driver circuit, and FIG. 7

5 shows a configuration of the liquid crystal driver circuit. In FIG. 8, numeral 701 indicates a display signal set transferred from a system unit, numeral 702 indicates a liquid crystal controller which converts the display signal set 701 to the synchronizing signal

10 and display data of a liquid crystal driver circuit, numeral 703 indicates a liquid crystal driver circuit which applies a driving voltage corresponding to the display data to the liquid crystal panel, numeral 704 indicates a power supply circuit which generates the

15 gray-scale voltage and reference voltage of the liquid crystal panel, numeral 705 indicates a scanning circuit which performs line-sequential selection for the liquid crystal panel, and numeral 706 indicates an active matrix liquid crystal panel. Numeral 707 indicates

20 display data converted for use by the liquid crystal driver circuit, numeral 708 indicates a data transmission clock synchronizing with the display data 707, numeral 709 indicates a horizontal synchronizing signal which indicates the horizontal period, numeral 710

25 indicates an alternately switching signal which indicates the alternately switching timing of liquid crystal driving, numeral 711 indicates a positive-polarity gradation reference voltage whose alternately

switching polarity of the liquid crystal driving voltage is positive, numeral 712 indicates a negative-polarity gradation reference voltage whose alternately switching polarity of the liquid crystal driving

5 voltage is negative, numeral 713 indicates a common polarity voltage Vcom which is the reference voltage of the common polarity of the liquid crystal panel, numeral 714 indicates the scan reference voltage of the scan driving voltage output by the scanning circuit,

10 numeral 715 indicates a frame synchronizing signal which indicates a frame period, and numeral 716 indicates a scan horizontal synchronizing signal which indicates the scan horizontal period timing. Numeral 717 indicates a shift register circuit which sequen-

15 tially acquires display data within the liquid crystal driver circuit 703, numeral 718 indicates a display data bus to which data is output from the shift register, numeral 719 indicates a control circuit which generates a timing signal for use in the liquid crystal

20 driver circuit from the horizontal synchronizing signal 709, numeral 720 indicates a horizontal latch signal which latches the display data of the display data bus 718 to a latch circuit 722 at the same time, numeral 721 indicates a pre-charge timing signal which

25 indicates the pre-charge period of an output amplifier circuit 733, numeral 723 indicates the output data from the latch circuit 722, numeral 724 indicates a control circuit which generates a selection signal 725 from the



alternately switching signal 710, numeral 735 indicates a pre-charge control circuit by which to determine the condition for pre-charge control, numeral 736 indicates a pre-charge validity signal, numeral 726 indicates a selection circuit which selects the display data of an output terminal corresponding to a neighboring pixel, numeral 727 indicates selection data, numeral 728 indicates a DAC circuit which generates a positive-polarity gray-scale voltage corresponding to the selection data 727, numeral 729 indicates a DAC circuit which generates a negative-polarity gray-scale voltage corresponding to the selection data 727, numeral 730 indicates a gray-scale voltage generated by the DAC circuits 728 and 729, numeral 731 indicates an output amplifier circuit, numeral 732 indicates a gray-scale voltage, numeral 733 indicates a selection circuit which selects the gray-scale voltage corresponding to the neighboring output terminal, and numeral 734 indicates a liquid crystal application voltage.

FIG. 8 shows the detailed circuit configuration of the output amplifier circuit 731. Two-output paired amplifier circuits are selected by the selection circuit 733 for output. In FIG. 8, the output amplifier circuit is switched to execute the amplification function or the voltage follower function by switching three switches, SW1, SW2, and SW3. In addition, the circuit shown in FIG. 8 is designed to prevent an overshoot that may occur during the pre-

charge period.

Next, the liquid crystal panel driving operation in this embodiment will be described. In FIG. 7, in response to the display signal set 701 sent from a system unit (not shown) such as a personal computer, the liquid crystal controller 702 generates the timing signal and the control signal for the liquid crystal driver circuit. The display data 707 is serially sent to the liquid crystal driver circuit 703, two RGB pixels at a time, in synchronization with the data transmission clock 708. When the number of output gradations of the liquid crystal driver circuit 703 is 256, a total of 48 bits (8-bit RGB  $\times$  2 pixels) of display data are sequentially sent. The liquid crystal driver circuit 703 sequentially acquires the display data 707 on the data transmission clock 708 to form one line of display data. One line of data, once acquired, is latched by the horizontal latch signal 720 to the latch circuit 722, one line at a time, during the horizontal period. The pre-charge control circuit 735 checks the display data 723 of each output to decide whether to perform pre-charging corresponding to the gray-scale voltage shown in FIG. 11 and generates the pre-charge validity signal 736.

The pre-charge validity signal is generated by decoding the high-order two bits of 8-bit display data. For example, out of 256 gradations from gradations 1-256, pre-charging is performed not for

gradations 1-64 but for gradations 65-256.

The selection circuit 726 selects the display data of two pixels corresponding to the neighboring output in accordance with the alternately switching  
5 timing. The DAC circuit 728 generates the positive-polarity gray-scale voltage, while the DAC circuit 729 generates the negative-polarity gray-scale voltage. Therefore, the selection circuit 726 selects display data depending upon whether the neighboring output is  
10 in the positive polarity or negative polarity. Because the output amplifier circuit 731 outputs one of the positive-polarity voltage and the negative-polarity voltage, the selection circuit 733 selects the gray-scale voltage 732 that corresponds to the output  
15 terminal. For example, when the positive-polarity gray-scale voltage is output to the X1 terminal and the negative-polarity gray-scale voltage to the X2 terminal, the selection circuit 726 selects display data corresponding to the X1 terminal for the DAC  
20 circuit 728 and display data corresponding to the X2 terminal for the DAC circuit 729. And, the DAC circuits 728 and 729 generate the gray-scale voltage corresponding to the display data, the output amplifier circuit 731 amplifies the gray-scale voltage, and the  
25 selection circuit 733 selects the positive-polarity gray-scale voltage for the X1 terminal and the negative-polarity gray-scale voltage for the X2 terminal to drive the data lines of the liquid crystal

panel 706. Conversely, when the negative-polarity gray-scale voltage is output to the X1 terminal and the positive-polarity gray-scale voltage to the X2 terminal, the selection circuit 726 selects display data corresponding to the X1 terminal for the DAC circuit 729 and display data corresponding to the X2 terminal for the DAC circuit 728. And, the DAC circuits 728 and 729 generate the gray-scale voltage corresponding to the display data, the output amplifier circuit 731 amplifies the gray-scale voltage, and the selection circuit 733 selects the negative-polarity gray-scale voltage for the X1 terminal and the positive-polarity gray-scale voltage for the X2 terminal to drive the data lines of the liquid crystal panel 706. Performing the same operation for the X3 and the following terminals executes the dot inversion driving operation in which the polarities of the neighboring or adjacent terminals are inverted each other.

20 In addition, as shown in FIG. 8, switching SW1 - SW6 via the pre-charge timing signal 721 and the pre-charge validity signal 736 switches the circuit between the amplifier circuit and the voltage follower circuit for output. In FIG. 8, AMP1 is an amplifier circuit which outputs the positive-polarity gray-scale voltage (charge current). Turning SW1 off, SW2 on, and SW3 on causes AMP1 to output the pre-charge voltage generated by amplifying the gray-scale voltage 730 by a

factor of  $(1+RL1/RG1)$ . Conversely, turning SW1 on, SW2 off, and SW3 off causes AMP1 to act as a voltage follower circuit which amplifies the gray-scale voltage 730 by a factor of 1 and to output the gray-scale voltage with no amplification. FIG. 9 shows the driving voltage waveform generated at this time. Similarly, AMP2 is an amplifier circuit which outputs the negative-polarity gray-scale voltage (discharge current). Turning SW4 off, SW5 on, and SW6 on causes AMP2 to output pre-charge voltage generated by amplifying the gray-scale voltage 730 by a factor of  $(1+RL2/RV2)V_{in}-(RL2/RV2)V_{CC}$ . Conversely, turning SW4 on, SW5 off, and SW6 off causes AMP2 to act as a voltage follower circuit which amplifies the gray-scale voltage 730 by a factor of 1 and to output the gray-scale voltage with no amplification. FIG. 10 shows the driving voltage waveform generated at this time. As shown in FIG. 11, the pre-charge operation may be limited for the gray-scale voltage with a small write voltage amplitude corresponding to the gray-scale voltage (display data).